




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : G06F 17/50		A1	(11) International Publication Number: WO 98/53413
			(43) International Publication Date: 26 November 1998 (26.11.98)
(21) International Application Number: PCT/US98/10434		(81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, GH, GM, GW, HU, ID, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, UZ, VN, YU, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SZ, UG, ZW), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).	
(22) International Filing Date: 21 May 1998 (21.05.98)			
(30) Priority Data: 08/862,233 23 May 1997 (23.05.97) US			
(71) Applicant: SYMBIOS, INC. [US/US]; 2001 Danfield Court, Fort Collins, CO 80525 (US).			
(72) Inventor: BLINNE, Richard, D.; 801 Maxwell Court, Fort Collins, CO 80525 (US).			
(74) Agent: LUCENTE, David, K.; Symbios, Inc., 2001 Danfield Court, Fort Collins, CO 80525 (US).		<p>Published</p> <p>With international search report.</p> <p>Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</p>	

(54) Title: METHOD FOR GENERATING FORMAT-INDEPENDENT ELECTRONIC CIRCUIT REPRESENTATIONS

(57) Abstract

Format-independent electronic circuit descriptions (134, 136, 138) are generated by providing incompatible sets of naming conventions, providing translation rules for generating circuit element names which satisfy all supported naming conventions, and modifying element names in accordance with the translation rules. Supported circuit descriptions (110, 112, 114) may represent netlists defined by high-level design languages such as Verilog, EDIF, VHDL, and so forth, or may represent schematics or other symbolic representations. Any element associated with any input circuit representation (110, 112, 114) may be tested or modified to ensure compatibility, such as the naming of logic cell types and instances, the naming of nets interconnecting logic cells, and the naming of input, output, and bidirectional ports. In a preferred embodiment, an element name to be resolved is inserted into a set of element names to determine whether the name is unique (206, 208). If not, the proposed name is modified according to a set of modification rules until uniqueness is achieved (210). The step of modifying a name may be carried out on an iterative basis, for example, by attaching an incremented or decremented index value to an element name as a prefix or suffix.



FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece			TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	NZ	New Zealand		
CM	Cameroon		Republic of Korea	PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

METHOD FOR GENERATING FORMAT-INDEPENDENT
ELECTRONIC CIRCUIT REPRESENTATIONS

5 1. Technical Field

This invention relates generally to computer-aided-engineering (CAE) and, more particularly, to the automated translation of data for use by multiple automation tools presented with incompatible data
10 formats.

2. Background Art

In the field of microelectronic circuit design, a particular circuit may be represented by a netlist, which is a data file or other data compilation specifying the descriptions and interconnections of the electrical elements in the circuit. Within a netlist, the electrical elements and their interconnections are labeled, or named, according to naming conventions
15 particular to the specific format of the netlist.

Typical computer-aided-engineering (CAE) tools employed in the design of microelectronics circuits may use one or more specific netlist formats to enable the automated processing of the circuit during the design
25 phases. Each specific netlist format, such as Verilog, EDIF, or VHDL, employs a particular naming convention which may be incompatible with another specific netlist format. As a result, it is generally not possible to use the name of an netlist element in one specific netlist
30 format when translating that netlist into another specific netlist format.

The names in a netlist constrained by these naming conventions may include names of logic cell types, logic cells instances, input, output, and bidirectional
35 ports, and interconnections (nets) among instances of logic cells. Although the naming conventions of these

various netlist formats are known in the art, the need exists for a method of generating translations of names in specific netlist formats so as to realize format-independent names.

5

3. Disclosure of Invention

The present invention provides a method for generating a format-independent electronic circuit description by providing incompatible sets of naming conventions, providing translation rules for generating circuit element names which satisfy all supported naming conventions, and translating circuit element names from an input electronic circuit description in accordance with the translation rules. The electronic circuit descriptions may be in the form of netlists defined by high-level design languages such as Verilog, EDIF, VHDL, and so forth, or, alternatively, may represent schematics or other symbolic representations.

In translating the input electronic circuit descriptions to generate a format-independent representation, the invention may proceed by comparing an element name to be resolved with entries of a set of element names to determine whether the proposed element name is unique. If not, the proposed name is modified according to a set of modification rules until uniqueness is achieved. The step of modifying each name may be carried out on an iterative basis, for example, by attaching an incremented or decremented index value to an element name as a prefix or suffix.

Any element associated with any input circuit representation may be tested or modified to ensure compatibility, such as the naming of logic cell types and instances, the naming of nets interconnecting logic cells, and the naming of input, output, and bidirectional

ports. In the event that both interconnection nets and ports are being translated, common net-port naming conventions may be used to maintain consistency. In addition, particularly with respect to port directions, a structural or functional translation may be used, as appropriate, in conjunction with a cell library.

4. Brief Description of the Drawings

FIGURE 1 is a block diagram which depicts an architectural overview of the invention within a computer-aided-engineering design flow;

FIGURE 2 depicts a primary routine associated with a general translation process;

FIGURE 3 is a flow diagram depicting particulars with respect to port name translation;

FIGURE 4 is a flow diagram depicting particulars with respect to cell instance name translation;

FIGURE 5 is a flow diagram depicting particulars with respect to net name translation; and

FIGURE 6 is a flow diagram depicting particulars with respect to cell type name translation.

5. Detailed Description of the Invention

According to a broad aspect of the invention, format-independent electronic circuit descriptions are generated by applying translation rules to generate a modified circuit description in accordance with a format-independent naming convention. In describing important aspects of the system in further detail, a broad overview of the process architecture will first be presented, followed by details of the preferred naming translations.

Architectural Overview

Figure 1 is an architectural diagram which depicts a translation method according to the invention within a CAE design flow. Blocks 110, 112 and 114 represent modules within the design flow which generate format-specific circuit representations. In particular, block 110 provides a Verilog netlist at its output, block 112 provides an EDIF netlist at its output, and block 114 provides a VHDL netlist at its output. Although the following discussion centers on the use of high-level design-language descriptions, other textual and/or symbolic representations, including schematic representations, may also be accommodated according to the invention.

The output of each module is provided as input to a translation block, shown generally at 116, wherein an appropriate submodule, 118, 120, or 122, translates the specific netlist format into a format-independent representation, depicted by block 124. The submodules 118, 120, and 122 preferably perform all name translations, generating format-independent names that satisfy the naming conventions of all supported specific netlist formats. The translation is accomplished through the application of specific translation rules. For example, all non-alphanumeric characters may be converted to underscores. These modifications may be stored in a database to allow translation to the original circuit representation.

As stated previously, the format-independent netlist representation preferably contains netlist element names that comply with the naming conventions of all of the supported specific netlist formats, these being Verilog, EDIF, and VHDL in this embodiment. In addition, other information needed to fully represent the

circuit is maintained on a format-independent basis as well. For example, information needed to maintain consistency in the port directions of any signals which connect to multiple ports on a net is included in the format-independent netlist representation. Preferably, all other information needed to later generate a format-specific netlist also exists in the format-independent netlist.

In this embodiment of the invention, translations which produce case-insensitive collisions in netlist keywords and names are corrected to make the keywords and names unique. Such correction may be accomplished by adding an index as a prefix, suffix, or some other element to the collided keyword or name. If the keyword or name having the index still conflicts with another keyword or name, the index is incremented until the conflict is resolved. In this fashion, the invention converts each specific netlist element name into a format-independent netlist element name. These modifications may also be stored in a database to allow translation to the original form.

Blocks 128, 130 and 132 receive as input the format-independent netlist of block 124. The blocks 128, 130 and 132 may also receive as input a library of supported cells 140, which may contain structural or functional information. Preferably, the translations carried out in these three blocks are primarily structural in nature, without name translations; that is, each block is capable of producing a netlist with its associated specific netlist format, using the names from the format-independent netlist without modification. The structural modifications made to the original circuit description may be saved in a database. The format-specific netlists generated by these three blocks are

depicted in blocks 134, 136, and 138. Each output netlist preferably shares a complete set of common names compatible with the naming conventions of each specific netlist format.

5

Further Detail As To The Naming Translations

Figure 2 depicts a primary routine according to an embodiment of the invention. Block 202 creates a collision list containing reserved keywords of supported netlist or schematic formats, and of cell-type names from the cell library. In block 204, a cell is selected from the design, and in blocks 206 through 216, this cell and each additional cell in the design is processed to fix port names, cell instance names, net names and cell type names, such that each name is consistent with the naming conventions of all supported netlist or schematic formats. Block 212, in particular, also processes each cell type name within a non-primitive instance in the design to assure that each cell type complies with supported naming conventions.

Important steps employed in block 206 are illustrated in Figure 3. In block 302, a port name is selected from the selected cell. In block 304, illegal name elements are corrected, so as to satisfy the naming conventions of supported netlist or schematic formats. The corrected name is assigned to a new name variable. An index variable is set to 0. The new name is then compared to names in the collision list (in block 306), and if there is a collision, the index is incremented and concatenated onto the end of the new name in blocks 308 and 310. The program continues checking names in the collision list with the new name, now having the index suffix, incrementing the index suffix until contention is avoided. It should be pointed out that, although in a

preferred embodiment, an index is incremented to provide a suffix, any technique capable of realizing uniqueness, whether or not by way of iteration, may alternatively be utilized, including decrementing an index, adding a prefix, or any other symbology around or within a name to
5 be resolved.

Upon finding a new port name, with or without an index suffix, the program, at block 312, compares the old port name to the name of the net connected to the
10 port. If the net name equals the old port name, then the new port name is assigned in block 314 to the net name to maintain consistency between the new port name and the attached net name. In block 316, the new port name is then assigned to the old port name variable, and in block
15 318, the new port name is inserted into the collision list. The program repeats these steps for all ports on the cell (block 320). When no additional ports are available, this portion of the procedure is exited.

A next step in the general translation process depicted in Figure 2 is block 208, which fixes the name of each instance within the selected cell. Important steps employed within block 208 are illustrated in Figure 4. At block 402, the program selects the name of a cell instance in the cell. In block 404, illegal name
25 elements are corrected and assigned to a new name variable. An index is initialized to 0. In block 406 the program determines whether the corrected instance name equals the old instance name. If the two names are not equal, block 408 determines whether the new instance
30 name collides with a name in the collision list.

If either of the conditions in block 406 or 408 are true, block 410 determines whether the new instance name collides with a name in collision list. If such a collision exists, the index is incremented in block 412

and affixed to the end of the new instance name in block 414. The program then loops back to block 410 for another test for name collision in collision list.

When the new name, with or without an index
5 suffix, does not collide with a name in the collision list, the program assigns the new instance name to the old instance name variable in block 416 and inserts the new instance name in the collision list. The output of block 418 and the output of block 408, when the condition
10 is negative, flow to block 420, which tests for the next cell instance in the selected cell. If there is a next cell instance within the selected cell, the program loops back to block 402 to correct the new instance name. Otherwise, the program exits the routine and continues to
15 execute block 210 of Figure 2, wherein the net names in the selected cell are translated.

In block 210 of Figure 2, the program translates net names to comply with the naming conventions of supported netlists. Important steps
20 employed within block 210 are illustrated in Figure 5. In block 502, the program selects the name of a net within the cell. In block 504, the names of ports connected to the net are selected, and in block 506, the program makes a non-case-sensitive comparison of the
25 names of the ports and the name of the net. If a port is found to have a non-case-sensitive collision with the name of the net, then the net name is assigned to the port name, and the program moves to the next net of the cell in block 522. Otherwise, the program corrects any
30 illegal name elements in the name of the net in block 510, and assigns the corrected name to a unique variable. An index is initialized to 0. Blocks 512, 514, and 516 correct any case insensitive collisions of the new net name with names in the collision list. In block 518, the

new name is assigned to the old name, and in block 520, the new net name is inserted into the collision list. In block 522, the next net on the cell is selected and the program moves back to block 504 for further processing.

5 In block 212 of Figure 2, the program translates names of cell types contained within a non-primitive cell. Certain of the steps executed within this block are similar to the detailed steps of block 214, which fixes the cell type name of the main cell being
10 processed by the main routine. As such, the flowchart in Figure 6 details certain of the steps associated with blocks 212 and 214. Block 602 selects the cell type names within the cell. In block 604, the program corrects illegal name elements, and in block 606, the
15 program assigns the corrected name to a new name variable. An index is initialized to 0. Block 608 through 612 make the cell type name unique, alleviating collisions with names in the collision list. Block 614 assigns the new name to the old name variable, and block
20 616 inserts the new cell type name into the collision list.

The detailed steps of block 302, 404, 504 and 604, are commonly applied to correct translations of each name. If a name starts with a backslash (\) and ends with
25 a space, the backslash and the space are removed. If the name contains a keyword from one of the supported netlist or schematic formats, the prefix "label_" is concatenated to the name. If the name does not contain keywords from a supported netlist or schematic format, then
30 underscores, non-alphanumeric characters, digits, and other characters are processed sequentially through each name to comply with the naming conventions of supported netlists and schematic formats. If an underscore (_) or a non-alphanumeric character is the first or last

character of a name, then it is removed. Substrings consisting of two underscores are reduced to one underscore. Non-alphanumeric characters immediately preceded by underscores are removed. Other non-
5 alphanumeric characters are replaced with underscores. Furthermore, "label_" is inserted before "zero" characters (0) in a name.

In order to maintain compliance with VHDL port direction requirements, the preferred embodiment of the
10 invention will maintain proper consistency of port directions on a multi-port net. This allows the format-independent netlist or schematic to comply with all supported specific netlists or schematic formats, including VHDL. As such, if there is more than one port
15 on a net, the program preferably changes the name of the net to a unique name, rather than using the common net-port naming convention. Also, if the port on a net is an input port and any of the connected port instances are output ports or bidirectional ports, then the program
20 preferably changes the net name to be unique. Likewise, if the port on a net is an output port and any of the connected port instances are input ports or bidirectional ports, then the program preferably changes the net name to be unique.

25 As such, an embodiment of the invention changes the names of cell types, cell instances, ports, and nets to a format-independent name by removing, replacing, or supplementing characters so that the name satisfies the naming conventions or limitations in all supported
30 specific netlist formats.

What is claimed is:

1. A method of translating a first element name satisfying a first naming convention in an electronic circuit description, comprising the steps of:

5 providing a second naming convention which is incompatible with the first naming convention;

 providing one or more translation rules derived from compatible elements of the first and second naming conventions; and

10 modifying the first element name according to the translation rules to generate a second element name which satisfies both the first and second naming conventions.

15 2. The method of claim 1, wherein the electronic circuit description is a netlist.

 3. The method of claim 1, wherein the electronic circuit description is a schematic
20 representation.

 4. The method of claim 1, wherein the electronic circuit description further includes a first structural format and wherein the method further includes
25 the step of outputting the second element name into a modified electronic circuit description having a second structural format different from the first structural format.

30 5. The method of claim 1, wherein the first element name is the name of a logic cell type.

6. The method of claim 1, wherein the first element name is the name of a specific instance of a logic cell.

5

7. The method of claim 1, wherein the first element name is a name of a net which is connected to a logic cell.

10

8. The method of claim 1, wherein the first element name is a name of an input, output, or bidirectional port.

9. The method of claim 8, wherein a net is
15 connected to a logic cell through the port, and wherein the port and the net are given common names to maintain consistency.

10. The method of claim 1, further including
20 the following steps:

generating a collision list having entries which include names of additional elements in the electronic circuit description;

comparing the second element name to the
25 entries in the collision list; and

if the second element name matches one of the entries in the collision list, modifying the second element name to distinguish it from the entries in the list.

30

11. The method of claim 10, wherein the collision list contains previously translated names of other elements in the electronic circuit description.

13

12. The method of claim 10, wherein the collision list contains keywords relating to electronic circuit descriptions employing the first and second naming conventions.

5

13. The method of claim 1, wherein the electronic circuit description is a Verilog netlist.

14. The method of claim 1, wherein the
10 electronic circuit description is an EDIF netlist.

15. The method of claim 1, wherein the electronic circuit description is a VHDL netlist.

15 16. The method of claim 1, further including the step of performing a structural translation relating to port direction assignments.

17. The method of claim 1, further including
20 the step of generating a database of the modifications made to the first element name.

18. The method of claim 1, further including the step of generating a database of the modifications
25 made to the second element name.

19. The method of claim 1, wherein one of the translation rules includes deleting a character from the first element name.

30

20. The method of claim 19, wherein the character deleted is an underscore character.

21. The method of claim 19, wherein the character deleted is a space character.

5 22. The method of claim 1, wherein one of the translation rules includes adding a character to the first element name.

23. The method of claim 22, wherein the
10 character added is an underscore character.

24. The method of claim 22, wherein the character added is an numeric index character.

15 25. The method of claim 1, wherein one of the translation rules is, if the first element name contains a VHDL keyword, concatenating a designator string to the first element name.

20 26. The method of claim 25, wherein the designator string is "label_".

27. The method of claim 1, wherein one of the translation rules is, if the first element name contains
25 a Verilog keyword, adding a designator string to the first element name.

28. The method of claim 27, wherein the designator string is "label_".

30

29. The method of claim 1, wherein one of the translation rules is, if the first element name contains a particular character, adding a designator string to the first element name.

30. The method of claim 29, wherein the designator string is "label_".






Fig 1


2/6



General Translation Process - Fig 2




Port Name Translation - Fig 3




Cell Instance Name Translation - Fig. 4

5/6



Net name translation - Fig 5



Celltype name translation

- Fig 6

DOCKET NO: GR99P5005

SERIAL NO: 09/680,370

APPLICANT: Schneider

LERNER AND GREENBERG P.A.

P.O. BOX 2480

HOLLYWOOD, FLORIDA 33022

TEL. (954) 925-1100